

WHAT IS CLAIMED IS:

1. A reduction checksum generator for calculating a checksum
2 value for a block of data, comprising:

3 a reduction unit having a plurality of reduction stages and
4 configured to pipeline a plurality of segments of said block of
5 data through said plurality of reductions stages to reduce said
6 plurality of segments to at least two segments; and

7 a checksum unit configured to generate a one's complement sum
8 of said at least two segments and invert said one's complement sum
9 to produce said checksum value.

2. The reduction checksum generator as recited in Claim 1
2 wherein said reduction checksum generator further comprises at
3 least two registers, said reduction unit is further configured to
4 iteratively reduce said block of data by storing said at least two
5 segments in said at least two registers between iterations and
6 using said at least two segments as part of said plurality of
7 segments in a next iteration if said block of data contains a
8 number of segments greater than said plurality of segments.

3. The reduction checksum generator as recited in Claim 1
wherein each of said plurality of reduction stages includes at
least one reduction sub-unit, said at least one reduction sub-unit
is configured to reduce three input segments to first and second
output segments.

4. The reduction checksum generator as recited in Claim 3
wherein said at least one reduction sub-unit having full adders,
each of said full adders configured to receive one bit from each of
said three input segments associated with a same bit position.

5. The reduction checksum generator as recited in Claim 4
wherein said first output segment contains sum bits from said full
adders, said second output segment contains carry outputs from said
full adders bit shifted left and a most significant one of said
carry outputs stored in a least significant bit position of said
second output segment.

6. The reduction checksum generator as recited in Claim 3
wherein said reduction unit is further configured to pass non-
reduced segments from one of said plurality of reduction stages to
another of said plurality of reduction stages if a total number of
input segments for said one of said plurality of reduction stages
is greater than a number of said input segments reduced by said

7 plurality of reduction sub-units within said one of said plurality
8 of reduction stages.

7. The reduction checksum generator as recited in Claim 1
2 wherein said plurality of reduction stages are configured to employ
3 a leveled reduction or a 3-to-2 reduction to reduced said plurality
4 of segments to said at least two segments.

8. A method for calculating a checksum value using reduction
2 for a block of data, comprising:

3 employing a plurality of reduction stages to reduce a
4 plurality of segments of said block of data to at least two
5 segments; and

6 generating a one's complement sum of said at least two
7 segments, incrementing said one's complement sum if said one's
8 complement sum generates a carry, and inverting said one's
9 complement sum to produce said checksum value.

9. The method as recited in Claim 8 wherein said employing
2 includes iteratively reducing said block of data by saving said at
3 least two segments between iterations and using said at least two
4 segments as part of said plurality of segments in a next iteration
5 if said block of data contains a number of segments greater than
6 said plurality of segments.

10. The method as recited in Claim 8 wherein each of said
2 plurality of reduction stages includes at least one reduction sub-
3 unit, said at least one reduction sub-unit reduces three input
4 segments to first and second output segments.

11. The method as recited in Claim 10 wherein each of said at
2 least one reduction sub-unit having full adders, each of said full

3 adders receives one bit from each of said three input segments
4 associated with a same bit position.

12. The method as recited in Claim 11 wherein said employing
2 includes storing sum bits from said full adders in said first
3 output segment, storing said carry outputs from said full adders in
4 a bit shifted left position in said second output segment, and
5 storing a most significant one of said carry outputs in a least
6 significant bit position in said second output segment.

13. The method as recited in Claim 10 wherein said employing
2 includes passing non-reduced segments from one of said plurality of
3 reduction stages to another of said plurality of reduction stages
4 if a total number of input segments for said one of said plurality
5 of reduction stages is greater than a number of said input segments
6 reduced by said plurality of reduction sub-units within said one of
7 said plurality of reduction stages.

14. The method as recited in Claim 8 wherein said employing
2 said plurality of reduction stages to reduce said plurality of
3 segments includes employing a leveled reduction or a 3-to-2
4 reduction to reduced said plurality of segments to said at least
5 two segments.

15. A parallel reduction checksum generator for calculating
a checksum value for a block of data, comprising:

a plurality of reduction units having a plurality of reduction stages, each of said plurality of reduction units pipelines M segments of said block of data through said plurality of reduction stages to reduce said M segments to N segments;

a second level reduction unit having a plurality of second level reduction stages, said second level reduction unit pipelines said N segments from each of said plurality of reduction units through said plurality of second level reduction stages to reduce said N segments from said each of said plurality of reduction units to first and second checksum segments; and

a checksum unit that generates a one's complement sum of said first and second checksum segments, increments said one's complement sum if said one's complement sum produces a carry, and inverts said one's complement sum to produce said checksum value.

16. The parallel reduction checksum generator as recited in Claim 15 wherein said parallel reduction checksum generator further comprises N registers for each of said plurality of reduction units, each of said reduction units iteratively reduce said block of data by storing said N segments in said N registers between iterations and using said N segments as part of said M segments in a next iteration if said block of data contains a number of

8 segments greater than said M segments times a number of said
9 plurality of reduction units.

17. The parallel reduction checksum generator as recited in
2 Claim 15 wherein each of said plurality of reduction stages and
3 each of said plurality of second level reduction stages include at
4 lease one reduction sub-unit, said at least one reduction sub-unit
5 is configured to reduce three input segments to first and second
6 output segments.

18. The parallel reduction checksum generator as recited in
2 Claim 17 wherein said at least one reduction sub-unit having full
3 adders, each of said full adders configured to receive one bit from
4 each of said three input segments associated with a same bit
5 position.

19. The parallel reduction checksum generator as recited in
2 Claim 18 wherein said first output segment contains sum bits from
3 said full adders, said second output segment contains carry outputs
4 from said full adders bit shifted left and a most significant one
5 of said carry outputs being stored in a least significant bit
6 position of said second output segment.

20. The parallel reduction checksum generator as recited in
2 Claim 17 wherein each of said plurality of reduction units pass
3 non-reduced segments from one of said plurality of reduction stages
4 to another of said plurality of reduction stages if a total number
5 of input segments for said one of said plurality of reduction
6 stages is greater than a number of said input segments reduced by
7 said plurality of reduction sub-units within said one of said
8 plurality of reduction stages.

21. The parallel reduction checksum generator as recited in
2 Claim 15 wherein said plurality of reduction stages employ a
3 leveled reduction or a 3-to-2 reduction to reduced said M segments
4 to said N segments, and said plurality of second level reduction
5 stages employ a leveled reduction or a 3-to-2 reduction to reduce
6 said N segments from each of said plurality of reduction unit to
7 said first and second checksum segments.